




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>H01L 27/146</b>	<b>A1</b>	(11) International Publication Number: <b>WO 96/34416</b> (43) International Publication Date: 31 October 1996 (31.10.96)
<p>(21) International Application Number: PCT/CA95/00247</p> <p>(22) International Filing Date: 28 April 1995 (28.04.95)</p> <p>(71) Applicant (for all designated States except US): SUNNY-BROOK HOSPITAL [CA/CA]; 2075 Bayview Avenue, North York, Ontario M4N 3M5 (CA).</p> <p>(72) Inventors; and (75) Inventors/Applicants (for US only): ZHAO, Wei [CA/CA]; Apartment 1624, 30 Charles Street West, Toronto, Ontario M4Y 1R5 (CA). ROWLANDS, John [CA/CA]; 47 Hanley Street, Toronto, Ontario M6S 2H3 (CA).</p> <p>(74) Agent: PERRY, Stephen, J.; Sim &amp; McBurney, Suite 701, 330 University Avenue, Toronto, Ontario M5G 1R7 (CA).</p>		<p>(81) Designated States: CA, JP, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p><b>Published</b> With international search report. With amended claims and statement.</p>

(54) Title: ACTIVE MATRIX X-RAY IMAGING ARRAY



## (57) Abstract

A digital detector for radiography and fluoroscopy. The detector comprises a large area, flat panel which easily fits into the conventional X-ray room bucky tray. The detector utilizes a layer of photoconductor (i.e. *a-Se* in the preferred embodiment) to detect X-rays and convert the X-ray energy to charge, and an active matrix TFT array in the form of a very large area integrated circuit, for readout of the charge. A dual gate structure is used for the TFT array wherein the top gate is formed as an extension of the pixel electrode, so as to provide high voltage protection of the TFT. An integrated pixel storage capacitor is provided for enhanced absorption of X-ray energy with low pixel voltage, low leakage current and a large charge leakage time constant. In the preferred embodiment, the integrated pixel storage capacitor is created by overlapping the pixel electrode with an adjacent gate line or a separate groundline of the active matrix readout array. Image charge collection efficiency is enhanced in the imager of the present invention by manipulating the electric field distribution in the photoconductor layer so that image charges land on the pixel electrodes, and not on the TFT readout devices. Also, a photo-timer is integrated into the imaging detector for measuring X-ray exposure.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

## ACTIVE MATRIX X-RAY IMAGING ARRAY

### Field of the Invention

This invention relates in general to medical diagnostic imaging systems, and more particularly to a  
5 selenium active matrix universal readout array imager.

### Background of the Invention

Despite the development of recent medical imaging modalities, such as computed tomography (CT), ultrasound, nuclear medicine and magnetic resonance imaging (MRI),  
10 all of which are digital, X-ray imaging systems remain an important tool for medical diagnosis. Although the majority of X-ray imaging systems in current use are of analog design, digital radiology is an area of considerable recent growth. Digital radiology provides  
15 significant advantages over its analog counter-part, such as: easy comparison of radiological images with those obtained from other imaging modalities; the ability to provide image networking within a hospital for remote access and archiving; facilitating computer aided  
20 diagnosis by radiologists; and facilitating teleradiology (ie. remote diagnostic service to poorly populated regions from a central facility).

There are currently two commercial approaches to digital radiography - (1) the digitization of a signal  
25 from a video camera optically coupled to a an X-ray imaging intensifier, and (2) stimuable phosphor systems. Prior art intensifier systems permit instant readout whereas prior art stimuable phosphor systems require the operator to carry a cassette to a reader. Neither of  
30 these systems provide image quality which is acceptable for all applications.

Digital systems based on the use of X-ray image intensifiers suffer from the following disadvantages: the bulky nature of the intensifier often impedes the  
35 clinician by limiting access to the patient and prevents the acquisition of important radiographic views; loss of image contrast due to X-ray and light scattering (i.e. veiling glare); and geometric (pin cushion) distortion on the image due principally to the curved input phosphor.

Another prior art X-ray imaging modality which is currently experiencing renewed interest, is the use of amorphous selenium photoconductors as an alternative to phosphors. Xeroradiography, (i.e. the use of amorphous selenium (a-Se) plates which are read out with toner), was a technical and commercial success in the early 1970's. Xeroradiography is no longer commercially competitive. This is believed to be because of the toner readout method, and not because of the underlying properties of a-Se. Commercial as well as scientific interest in a-Se has recently revived. For example, Philips has announced the commercial availability of an a-Se drum scanner for chest radiography based on earlier work at its research laboratories in Aachen. Kodak uses an a-Se plate readout with a phosphor coated toner and laser scanner for the preparation of highly detailed mammography images which are free from significant artifacts. 3M have also published preliminary descriptions of their work on laser discharge readout of a-Se. This work is related to much earlier publications by (1) Korn et al, "A method of electronic readout of electrophotographic and electroradiographic images", Journal of Applied Photographic Engineering, 4, 178-182 (1978); (2) Zermeno et al "Laser readout of electrostatic images", In: Application of Optical Instrumentation to Medicine VII, Edited by J. Gray, et al, SPIE 173, 81-87 (1979); and (3) DeMonts et al, "A new photoconductor imaging system for digital radiography", Medical Physics, 16, 105-109 (1989).

The basis of all existing medical X-ray imaging systems is a phosphor layer or "screen". X-rays absorbed by the screen release light which must reach the surface to create an image. The lateral spread of light is limited only by diffusion and hence is related to the thickness of the screen. Thus, the thicker the screen (which is desirable to increase the quantum absorption efficiency), the more blurry the image will be. This

represents a loss of high frequency image information in prior art phosphor systems which is fundamental and largely irreversible. This loss can be alleviated to some extent by using a phosphor such as CsI which can be grown in the form of a fibre optic.

A better method has been discovered for eliminating blurring, which involves using a structureless photoconductor to detect X-rays. X-rays interacting in the photoconductor release electron-hole pairs which are drawn directly to the surfaces of the photoconductor by an applied electric field. The latent charge image on the photoconductor surface is therefore not blurred significantly even if the photoconductor layer is made thick enough to absorb most incident X-rays. Amorphous selenium (a-Se) is the most highly developed photoconductor for X-ray applications. Its amorphous state maintains uniform characteristics to very fine levels over large areas. A large area detector is essential in radiography since no means are provided to focus the X-rays, thereby necessitating a shadow X-ray image which is larger than the body part to be imaged.

One area of intense research in the field of photoconductor X-ray detectors, is the development of systems for charge readout. Antonuk et al disclosed the concept of an X-ray imaging detector which utilizes active matrix arrays for charge readout, as described in the following publications: (1) "Signal, noise, and readout considerations in the development of amorphous silicon photodiode arrays for radiotherapy and diagnostic imaging", Medical Imaging V: Imaging Physics, SPIE 1443, 108-119 (1991), (2) "High resolution, high frame rate, flat panel TFT arrays for digital X-ray imaging", Medical Imaging 1994: Physics of Medical Imaging, Rodney Shaw, Editor, Proceedings of SPIE, 2163, 118-128 (1994) and (3) "Demonstration of megavoltage and diagnostic X-ray imaging with hydrogenated amorphous silicon arrays", Medical Physics 19, 1455-1466 (1992). Their initial

research has subsequently been developed by others:  
Ichiro Fujieda, Robert A. Street, Richard L. Weisfield,  
Steve Nelson, Per Nylen, Victor Perez-Mendez and Gyuseong  
Cho, "High sensitivity readout of 2d a-Si image sensors",  
5 Jpn. J. Appl. Phys. 32, 198-204 (1993); Henri Rougeot,  
"Direct X-ray photoconversion processes", In: Digital  
imaging: AAPM 1993 Summer School Proceedings Ed: William  
Hendee and Jon Trueblood (AAPM monograph 22, Medical  
Physics Publishing, 1993) pp. 49-96; UW Schiebel, N  
10 Conrads, N Jung, M Weilbrecht, H Wiecezorek, TT Zaengel,  
MJ Powell, ID French and C Glasse "Fluoroscopic X-ray  
imaging with amorphous silicon thin-film arrays", Medical  
Imaging 1994: Physics of Medical Imaging, Rodney Shaw,  
Editor, Proc. SPIE, 2163, 129-140 (1994); and MJ Powell,  
15 ID French, JR Hughes, NC Bird, OS Davies C Glasse and JE  
Curran, "Amorphous silicon image sensor arrays", Mat.  
Res. Soc. Symp. Proc. 258, 1127-1137 (1992).

In these prior art systems a phosphor screen  
(preferably a structured CsI layer) is used to absorb X-  
20 rays, and the resultant light photons are detected by an  
active matrix array with a single photodiode and  
transistor at each pixel. Antonuk coined the acronym  
MASDA for "Multi-element Amorphous Silicon Detector  
Array".

#### 25 Summary of the Invention

According to the present invention, a digital  
detector is provided which performs all of the currently  
available radiological modalities, radiography (including  
rapid sequence radiography) and fluoroscopy. The  
30 detector comprises a large area, flat panel which easily  
fits into the conventional X-ray room bucky tray. The  
detector utilizes a layer of photoconductor (ie. a-Se in  
the preferred embodiment) to detect X-rays and convert  
the X-ray energy to charge, and an active matrix TFT  
35 array in the form of a very large area integrated  
circuit, for readout of the charge. The broad concepts  
which led to this invention are disclosed in the

following article: W. Zhao and J.A. Rowlands, "Digital Radiology Using Self-Scanned Readout of Amorphous Selenium", in Medical Imaging VII: Physics of Medical Imaging, SPIE 1896, 114-120 (1993). However, certain  
5 inventive aspects of implementation of the device are not disclosed in this prior article and form the basis of the present application.

According to one aspect of the present invention, a dual gate structure is utilized for providing high  
10 voltage protection of the TFTs. The additional gate is formed as an extension of the pixel electrode, and overlies a predetermined thickness of dielectric over the semiconductor channel. When excessive charge is collected by the electrode, the TFT turns ON so that a  
15 high leakage current drains away the excess charge on the pixel electrode.

According to a further aspect of the invention, an integrated pixel storage capacitor is provided for enhanced absorption of X-ray energy with low pixel  
20 voltage, low leakage current and hence a large charge leakage time constant. In the preferred embodiment, the integrated pixel storage capacitor is created by overlapping the pixel electrode with an adjacent gate line or a separate ground line of the active matrix  
25 readout array.

According to another aspect of the invention, image charge collection efficiency is improved by manipulating the electric field distribution in the photoconductor layer so that image charges land on the pixel electrodes,  
30 and not on the TFT readout devices.

According to yet another aspect of the invention, a photo-timer is integrated into the imaging detector for measuring X-ray exposure.

As discussed in greater detail below, because an  
35 electrostatic X-ray image transducer is utilized, the system of the preferred embodiment provides higher resolution images than phosphor based systems, even those

using structured CsI. The signal-to-noise ratio of the prior art MASDA system and the system of the preferred embodiment are essentially identical since the X-ray-to-charge conversion gain is the same for both (assuming CsI and a-Si:H for MASDA and a-Se for the system of the preferred embodiment). Thus, the overall image quality of the system according to the present invention is believed to be considerably better than that produced using the prior MASDA device.

Furthermore, the requirements for manufacture of the system of the preferred embodiment are favourable when compared to the prior art MASDA system. Firstly, MASDA requires a CsI structure which is more difficult in principle to manufacture than a uniform layer of a-Se. Secondly, because X-rays are converted directly to electrons by a-Se, the need for photodiodes at each pixel is eliminated and the active matrix array can be simplified. This leads to further simplifications in the system of the present invention, as compared to the prior art MASDA device, thereby resulting in more economical manufacturing.

These and other aspects of the invention are described in greater detail below.

#### Brief Description of the Drawings

A detailed description of the preferred embodiment is provided below with reference to the following drawings, in which:

Figure 1A is a schematic plan view of the imaging array according to the preferred embodiment;

Figure 1B is an equivalent circuit for the imaging array of Figure 1A;

Figure 2 is cross sectional view through a single pixel of the array shown in Figure 1;

Figure 3 shows the I-V characteristics of the high voltage protected TFT according to the present invention;

Figure 4A is a cross sectional view through two pixels of the array shown in Figure 1, illustrating



improved fill factor by bending electric field lines using guard rails, in accordance with the preferred embodiment;

5 Figure 4B is a plan view of the top layer of the array showing the disposition of the guard rails;

Figure 4C shows an alternative embodiment in which fill factor is improved by the bending of electric field lines using the charge trapping properties of the top dielectric material between pixel electrodes;

10 Figure 5 is a plan view of an arrangement of bias electrode for biasing a photoconductor layer of the preferred embodiment and providing dose measurements in accordance with an alternative embodiment;

15 Figures 6A and 6B are two alternative cross-sectional views through the line VI - VI in Figure 5; and

Figure 7 is a schematic of a photo-timer and circuit arrangement for dose/dose rate measurement, according to the embodiment of Figures 5 and 6.

#### Detailed Description of the Preferred Embodiment

20 With reference to Figure 1, an active matrix 10 is shown comprising a plurality of pixels, each comprising a pixel electrode 12, storage capacitor 14 and thin film transistor (TFT) 16. An external scanning control circuit 18 turns on the TFTs 16 one row at a time via a  
25 plurality of control lines 19, for transferring the image charge from the pixels to a plurality of data lines 20, and then to respective external charge amplifiers 22. At the same time, the input (virtual ground) of the charge amplifiers 22 resets the potential at each pixel  
30 electrode 12. The resulting amplified signal for each row is multiplexed by a parallel-to-serial converter or multiplexer 24, and then transmitted to an analog-to-digital converter or digitizer 26.

35 Each TFT 16 comprises 3 electrical connections: the drain (D) is connected to the pixel electrode 12 and pixel storage capacitor 14; the source (S) is connected to a common data line 20 shared by all TFTs of the same

column, and also to an external charge sensitive amplifier 22; and the gate (G) is used for control of the "on" and "off" state of the TFT 16. Usually, 10V and -5V is applied to turn on and off the TFT 16 respectively.

5       The scanning control circuit 18 may be fabricated as a single crystal silicon integrated circuit which is wire bonded to the active matrix TFT array. The charge amplifiers 22 and multiplexer 24 may also be fabricated as a single crystal silicon integrated circuit which is  
10       wire bonded to the active matrix array.

Turning now to Figure 2, the structure of a single pixel is shown of the large area integrated circuit active matrix.

15       First, a metal layer (preferably Cr or Al) is deposited (by thermal evaporation or sputtering) on a glass substrate 28 and patterned using photolithography to form the gate regions (G) for the array of TFTs. As discussed in greater detail below, the gate line of an adjacent pixel may be extended so that the gate line and  
20       the pixel electrode 12 form an integrated pixel storage capacitor 14 with insulating layer 30 extending therebetween. Alternatively, separate ground return electrodes for storage capacitor may be formed between gate electrode lines on the first metal layer. The  
25       insulating layer 30 is deposited using PECVD (Plasma Enhanced Chemical Vapour Deposition) or thermal evaporation. The insulating material can be  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or alternate layers of both. The thickness of the layer is typically 0.1 - 0.5  $\mu\text{m}$ .

30       Next, the drain (D) and source (S) metal layers are deposited (by thermal evaporation or sputtering) and patterned using photolithography to form drain and source contact pads for the TFT, the pixel electrodes and source  
35       (i.e. data) lines. The preferred material for the D and S contact pads is Cr, and an extra coating of Al is preferably added to the source lines to reduce the source line resistance. Next, a semiconductor layer 32, being

several hundred angstroms thick, is deposited (e.g. using thermal evaporation or sputtering in the case of CdSe) and then patterned using photolithography to form the TFT channel (e.g. 30  $\mu\text{m}$  wide and 50  $\mu\text{m}$  long, although the illustrated TFT geometry represents only one possible embodiment of the invention).

The above-described deposition procedure is used for the drain, and source metal and semiconductor fabrication steps for a bottom D and S contact TFT structure. The two deposition steps can be reversed to form a top contact structure.

Next a dielectric layer 34 ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or alternate layers of both) is deposited (using PECVD or thermal evaporation) with a thickness of 0.3 - 5  $\mu\text{m}$ . Then, the dielectric on top of the pixel electrode is etched away to expose the pixel electrode.

The final top metal layer (preferably Al, or ITO) of the TFT is deposited using sputtering or thermal evaporation, and patterned using photolithography to form the pixel electrode 12 (which is the bottom pixel electrode since the dielectric in this region has been etched away). As discussed in greater detail below, according to the preferred embodiment, the pixel electrode 12 extends over the top gate dielectric layer 34 so as to form a dual gate TFT structure. A blocking layer may be formed by thermal oxidization the top metal (Al) layer for preventing negative charge injection from the pixel electrode to the X-ray photoconductor.

A uniform layer of X-ray sensitive photoconductor 36 is then directly deposited on the surface of the active matrix by thermal evaporation, to a thickness of approximately 500  $\mu\text{m}$ . Preferably, the photoconductor is fabricated from amorphous selenium (a-Se).

A top bias electrode 38 is deposited (e.g. by thermal evaporation) onto the photoconductor layer 36 with appropriate blocking contact so that charge generated in the bulk of the photoconductor can flow to

the bias electrode, with no charge injection from the bias electrode into the photoconductor. Several types of metal may form the blocking contact with selenium, such as Au, Indium, etc. An alternative embodiment is to  
5 deposit a thin layer (several hundred angstroms) of insulator (e.g.  $\text{CeO}_2$ ) on the surface of the selenium before the bias electrode is deposited, wherein the thin insulating layer serves as a blocking layer.

Returning briefly to Figure 1B, the selenium layer  
10 36 and top bias electrode 38 are shown schematically as a photodiode connected to a high bias voltage (HV) at the cathode of each pixel.

During X-ray irradiation, the X-ray energy is absorbed by the X-ray photoconductor 36 and electron-hole  
15 pairs are created. Under the applied electric field created by the difference in potential between bias electrode 38 and pixel electrode 12, the radiation generated charges are drawn to the surfaces of the photoconductor 36 and collected on pixel electrode 12.  
20 The difference in charge at each pixel represents the X-ray image.

As discussed above, the pixel electrode is connected to the drain (D) of the TFT 16. During each readout, the potential of the pixel electrode is reset, through the  
25 TFT, to a ground potential by the virtual ground input of the charge amplifier 22.

For fluoroscopy applications, a high voltage is constantly applied to the bias electrode 38 and the imaging detector is scanned in real time (i.e. 30 frames  
30 per second). The images are acquired continuously in every 1/30 second frame and are processed and displayed in real time.

For radiography applications, a high voltage is applied to the bias electrode 38 and the scanning is  
35 suspended (i.e. all TFTs 16 are turned off) during X-ray exposure. Scanning is resumed immediately after the exposure in order to readout the image.

For a-Se, the photoconductor layer 36 needs to be of a thickness in the order of 500  $\mu\text{m}$  in order to absorb most of the incident X-rays. Thus, the bias voltage applied to electrode 38 must be in the order of 5000 volts under an electric field of 10V/ $\mu\text{m}$ . Under abnormal conditions (e.g. a false prolonged X-ray exposure when all TFTs 16 are turned off), the potential on each pixel ( $V_p$ ) can reach a damaging high value (e.g. 1000 volts). The CdSe TFTs 16 of the preferred embodiment can maintain normal functions at  $V_p$  up to approximately 200 volts. Thus, it is necessary to ensure that even under false, abnormal conditions,  $V_p$  does not exceed 100 volts.

As discussed briefly above, and as shown with reference to Figure 2, a dual gate structure is utilized to protect the TFT 16 from high voltage damage. In particular, the pixel electrode 12 (which is connected to the TFT drain (D)), extends over the top of the TFT 16 and acts as a second gate. The top gate voltage is equivalent to the pixel voltage (i.e.  $V_{T0}=V_p$ ).

By adjusting the thickness of the top dielectric layer 34, the effect of  $V_p$  on the transfer characteristics of the TFT 16, can be controlled. The top dielectric layer 34 is usually 5 to 10 times the thickness of the bottom gate dielectric layer for high voltage protection at a pixel potential of 100 volts. Figure 3 shows the  $I_D$ - $V_0$  characteristic curve for a dual gate TFT at different values of  $V_p$ . Under normal imaging conditions (i.e.  $V_p < 10$  V), the bottom gate control pulse causes the TFT 16 to turn on and off correctly. However, if  $V_p$  exceeds 100 volts, the bottom gate control pulse is no longer able to turn off TFT 16. In this case, the high leakage current drains away the excess charge on the pixel electrode 12 and  $V_p$  never reaches a dangerously high potential.

The relationship between maximum pixel voltage  $V_{P(max)}$  and dielectric thickness may be expressed as follows:

$$\frac{\epsilon_k}{d_k} = \frac{V_a}{V_{p(max)}} \times \frac{\epsilon_b}{d_b} ,$$

where  $\epsilon_k$  is the dielectric constant of dielectric layer 34,  $d_k$  is the thickness of dielectric layer 34,  $V_{p(max)}$  is the maximum voltage to be applied to the pixel,  $\epsilon_b$  is the dielectric constant of the dielectric layer 30, and  $d_b$  is the thickness thereof. When  $V_{O(off)}$  (usually -5V) is applied to the bottom gate (G), it is desired that the TFT will nonetheless turn on when the voltage applied to pixel electrode 12 reaches  $V_{p(max)}$ .  $V_a$  is a constant representing the minimum voltage which when applied to the bottom gate (G) will turn on the TFT when  $V_p=0$ . Thus for a dielectric layer 30 having thickness in the range of 0.1 to 0.5  $\mu\text{m}$ , a maximum pixel voltage of 100 volts, and the constant  $V_a$  of 10 volts, the dielectric layer 34 will have a thickness of 1-5  $\mu\text{m}$ , given the same dielectric as the dielectric layer 30.

Another consequence of making the photoconductor layer 36 thick to absorb as much X-ray energy as possible, is that a small sensor capacitance is created for each pixel (e.g. approximately 0.01 pF). This can result in three problems. Firstly, the pixel voltage  $V_p$  on the drain (D) of the TFT 16 rises rapidly with the image charge (e.g. approximately 100 V/pC) because of the small pixel capacitance (i.e. the sum of the sensor capacitance  $C_s$  and the coupling capacitance between the gate and drain of the TFT ( $C_{OD}$ )), which in turn can cause high voltage damage to the TFTs 16 and the external electronics (e.g. scanning control circuit 18, charge amplifiers 22, multiplexer 24). Secondly, when each TFT 16 is turned off, charge injection to the pixel electrode 12 by the negative edge of the gate pulse output from scanning control circuit 18 (e.g. 15 volts), results in a negative potential on the pixel and thus a small forward bias between the gate (G) and drain (D). This can cause a significant increase in the leakage current for the TFT 16. Thirdly, the charge leakage time constant for each

pixel  $C_p \times R_{off}$  (approximately  $10^{13} \Omega$ ) is 100mS. For radiography applications, the pixels that are read out last will thus experience significant signal loss due to the short leakage time constant.

5        According to the preferred embodiment, an integrated pixel storage capacitance ( $C_{ST}$ ) is provided on the TFT active matrix array, by overlapping the pixel electrode 12 with the gate line (G) of an adjacent pixel, as shown in Figure 1 and in Figure 2 on the left where storage  
10        capacitor 14 is formed by overlapping pixel electrode 12 with an extension of the gate line (G) of an adjacent pixel. As an alternative to overlapping the pixel electrode 12 with the adjacent gate line, a separate ground line may be utilized. A large pixel capacitance  
15        results from the thin insulating layer 30 (typically 0.1 - 0.5  $\mu\text{m}$ ), resulting in a storage capacitance  $C_{ST}$  in the range of 0.5 - 1 pF, which is 20 times larger than  $C_{OD}$ , and two orders of magnitude larger than the capacitance of the photoconductor layer 36. The value of  $C_{ST}$  is  
20        achieved by extending the pattern of the gate electrode (or a separate ground line), under the region of each pixel electrode 12 when the size of the pixel electrode is larger than 200  $\mu\text{m}$  (e.g. for fluoroscopy and general radiography). For mammography applications, since the  
25        pixel size must be smaller (in the order of 50  $\mu\text{m}$ ), thinning of the insulator is needed in addition to extending the gate electrode.

      The large integrated pixel storage capacitance  $C_{ST}$  ensures, firstly, that the pixel voltage  $V_p$  does not rise  
30        more than 2V/pC with image charge, and thus does not reach a damagingly high potential under diagnostic X-ray exposure levels. Secondly, the voltage on the pixel electrodes returns to near ground potential after the TFTs 16 are turned off, thereby ensuring a low leakage  
35        current. Thirdly, the charge leakage time constant is approximately 10 seconds, and thus does not cause any significant signal loss for radiography applications.

Turning to Figure 4, a cross sectional view, is provided similar to Figure 2, through two adjacent pixels. However, the section of Figure 2 extends through storage capacitor 14, while the section of Figure 4 does not. According to the embodiment illustrated in Figure 4, a plurality of parallel rails 40 are deposited as a grid adjacent the pixel electrodes 12, so as to overlay the source lines (S). Image charge collection efficiency in an active matrix sensor array, is controlled by the fill factor (i.e. the fraction of the area of each pixel that is occupied by the pixel electrode 12). The fill factor of a typical CdSe TFT array is approximately 80% for a 200  $\mu\text{m}$  square pixel. Most of the remainder of each pixel is occupied by the source lines (S). By applying a potential on the grid 40 that is significantly higher than the pixel potential, the electric field distribution in the photoconductive layer 36 may be manipulated so that image charges only land on the pixel electrodes 12, and not on the source lines (S). As seen in Figure 4, the field lines 42 may be caused to bend toward the pixel electrodes 12 and thus increase the effective fill factor. In practice, the potential applied to the grid 40 must be sufficient to cause a noticeable increase in charge collection efficiency of the pixel electrode 12 (e.g. typically in the order of several hundred volts).

A plan view of the grid 40 is shown in Figure 4B.

With reference to Figure 4C, instead of utilizing a grid to bend the field, as in the embodiment of Figures 4A and 4B, the charge trapping properties of the top dielectric material of the pixel electrodes may be utilized to bend the electric field. More particularly, after the construction of the detector is completed, a seasoning process is performed. To perform this seasoning, the detector is exposed to large doses of X-rays (or visible light if the top bias electrode 38 is semitransparent, e.g. Au), with the TFTs 16 all turned on and with an electric field applied to the selenium



photoconductor 36. The holes created in the photoconductor 36 are drawn to the bottom surface thereof, either landing on the pixel electrodes 12 or becoming trapped by the dielectric material 34 between pixel electrodes. Holes which land on the pixel electrodes 12 are drained away through the turned-on TFTs 16 and the holes trapped at the insulator 34 generate a surface potential which increases with the number of holes trapped. When the potential rises to a level wherein further holes are repelled from the insulator, the system has reached equilibrium. Since the trapping of holes is a long term effect, when the detector is used for imaging after this stage, X-ray created holes will prefer to land on the pixel electrodes 12 and the effective fill-factor of the system is thereby increased to nearly 100%. This seasoning process may be performed once after the detector is constructed, or may be performed at the beginning of each day during which imaging is expected to be performed. It is further contemplated that repeated seasoning may not be necessary after long term usage of the device since the dark current of selenium may be enough to perform hole repelling after a sufficient term of use.

According to a further aspect of the present invention, means for measuring X-ray exposure dosages may be incorporated into the design of the active matrix flat panel detector so as to perform photo timing functions simultaneously with image detection.

Figure 5 shows the top view of top sensor bias electrode 38 which, as discussed above, is connected to a high voltage power supply. A plurality of smaller electrodes 42 (e.g. preferably 3 for chest radiography) provide regions of X-ray dose measurement.

The bias electrode 38 is connected to a DC high voltage (HV) power supply. Each phototimer electrode 42 is connected to its own dose/dose rate measurement circuit. As shown in Figure 7, each electrode 42 is

connected to the inverting input of an amplifier 71 which is powered by a pair of isolated power supplies, for providing +15V and -15V with the ground reference set at the DC HV bias potential applied to the photoconductor 36. The inverting input of amplifier 71 is at the same potential as its non-inverting input, which is connected to the DC HV bias. Therefore, electrode 42 is at the same potential as electrode 38. When X-rays are absorbed by the photoconductor 36, current generated in the region of the phototimer flows to the amplifier 71 (since a closed loop circuit is provided by the storage capacitors 14 and  $C_{GD}$ ). In the case of fluoroscopy, the X-ray generated current is measured with a feed-back resistor 73 at the amplifier, resulting in an output voltage signal which is, in turn, measured by a circuit in the X-ray generator (not shown) to determine whether it is the expected value and therefore whether to change the X-ray tube current. In the case of radiography, the photocurrent generated during a short pulse (a fraction of a second) of X-ray exposure is integrated by the feed-back capacitor 75 of the amplifier. When the amplifier 71 output voltage (also monitored by a circuit in the X-ray generator) reaches a preset value (i.e. proportional to the preset X-ray exposure dosage), the X-ray generator will turn off the X-rays.

The imaging mode (fluoroscopy or radiography) is selected electronically by a relay 77. Since the relay 77 is connected to the amplifier circuit, it has to be operated by a control signal with the same reference (i.e. DC HV potential).

In the cross sectional view of the Figure 6A embodiment, a gap 43 is provided for isolating the phototimer bias electrodes 42 from the common top bias electrode 38, whereas in the cross-sectional view of the Figure 6B embodiment no gap for electric field application is shown (when viewed in plan), and the necessary isolation between electrodes is provided by an

additional insulation layer 44.

Other embodiments and variations of the invention are possible. All such modifications and variations are believed to be within the sphere and scope of the  
5 invention as defined by the claims appended hereto.

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE  
PROPERTY OF PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:

1. An active matrix imager, comprising:

- 5           a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a control terminal and a pair of signal terminals;
- b) a dielectric layer overlying each of said thin film transistors;
- 10           c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;
- d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;
- e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;
- 20           f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;
- 25           g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;
- h) a bias electrode overlying said photoconductive layer;
- 30           i) first voltage means for establishing a high voltage difference between said bias electrode and respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of
- 35           said collected charges being proportional to intensity of

said radiation exposure; and

5 j) means overlying said first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns for establishing an electric field for repelling said charges in the vicinity of said first one of said pair of signal terminals toward said pixel electrodes.

10 2. The active matrix imager of claim 1, wherein said means overlying said first one of said pair of signal terminals of each of the thin film transistors further comprises a plurality of grid lines connected to a source of opposite polarity voltage to said bias electrode.

15 3. The active matrix imager of claim 1, wherein said means overlying said first one of said pair of signal terminals of each of the thin film transistors further comprises a dielectric layer for absorbing said charges and thereby building up a repellent field to said charges over time.

25 4. The active matrix imager of claim 1, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal of an adjacent one of said thin film transistors and a dielectric layer therebetween.

30 5. The active matrix imager of claim 1, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode, a second electrode connected to a separate ground return, and a dielectric layer therebetween.

35 6. The active matrix imager of claim 1, further comprising a plurality of radiation dosage detection

regions in said bias electrode for receiving and collecting opposite ones of said charges created by said electron-hole pairs, and amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

7. An active matrix imager, comprising:

- a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a first control terminal and a pair of signal terminals;
- b) a dielectric layer overlying each of said thin film transistors;
- c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;
- d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;
- e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;
- f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;
- g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;
- h) a bias electrode overlying said photoconductive layer;
- i) first voltage means for establishing a high voltage difference between said bias electrode and

5        respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of said collected charges being proportional to intensity of said radiation exposure; and

10        j) a further control terminal opposite said first control terminal of each of said thin film transistors, each said further control terminal forming an extension of a respective one of said pixel electrodes such that for a predetermined thickness of said dielectric layer each of said thin film transistors remains enabled in the event of a pixel voltage in excess of a predetermined amount irrespective of a disable voltage being applied to  
15        said first control terminal, thereby providing protection of said thin film transistors against excessively high pixel voltages.

20        8. The active matrix imager of claim 7, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal of an adjacent one of said thin film transistors and a  
25        dielectric layer therebetween.

30        9. The active matrix imager of claim 7, further comprising a plurality of radiation dosage detection regions in said bias electrode for receiving and collecting opposite ones of said charges created by said electron-hole pairs, and amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

35        10. The active matrix imager of claim 7, wherein said predetermined thickness of said dielectric layer

11. An active matrix imager, comprising:

a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a first control terminal and a pair of signal terminals;

b) a dielectric layer overlying each of said thin film transistors;

c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;

d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;

e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;

f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;

g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;

h) a bias electrode overlying said photoconductive layer;

i) first voltage means for establishing a high voltage difference between said bias electrode and respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of said collected charges being proportional to intensity of said radiation exposure;

j) a plurality of radiation dosage detection regions



in said bias electrode for receiving and collecting opposite ones of said charges created by said electron-hole pairs; and

5 k) amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

10 12. The active matrix imager of claim 11, further comprising a gap intermediate said radiation dosage detection regions and said bias electrode for providing electrical isolation therebetween.

15 13. The active matrix imager of claim 11, further comprising an insulation layer intermediate said radiation dosage detection regions and said bias electrode for providing electrical isolation therebetween.

20 14. The active matrix imager of claim 11, further comprising a relay connected to an output and one input of said amplifier means, such that when said relay is closed a feedback path is provided between said output and said one input for effecting radiation dosage  
25 detection in an imaging mode of operating said imager, during either fluoroscopy or radiography.

30 15. The active matrix imager of claim 11, further comprising a resistor connected to an output and one input of said amplifier means, such that a feedback path is provided between said output and said one input for effecting radiation dosage detection in a fluoroscopy mode of operating said imager.

35 16. The active matrix imager of claim 11, further comprising a capacitor connected to an output and one input of said amplifier means, such that a feedback path

is provided between said output and said one input for effecting radiation dosage detection in a radiography mode of operating said imager.

- 5      17. The active matrix imager of claim 11, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal
- 10     of an adjacent one of said thin film transistors and a dielectric layer therebetween.

## AMENDED CLAIMS

[received by the International Bureau on 26 August 1996 (26.08.96);  
original claims 1-17 replaced by amended claims 1-16 (8 pages)]

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE  
PROPERTY OF PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:

1. An active matrix imager, comprising:
  - 5 a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a control terminal and a pair of signal terminals;
  - b) a dielectric layer overlying each of said thin film transistors;
  - 10 c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;
  - d) read out circuit means having a plurality of data  
15 lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;
  - e) a plurality of pixel electrodes respectively  
20 connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;
  - f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;
  - 25 g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;
  - h) a bias electrode overlying said photoconductive  
30 layer;
  - i) first voltage means for establishing a high voltage difference between said bias electrode and respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on  
35 respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of said collected charges being proportional to intensity of

said radiation exposure; and

j) means overlying said first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns for establishing an electric field for repelling said charges in the vicinity of said first one of said pair of signal terminals toward said pixel electrodes, wherein said means overlying said first one of said pair of signal terminals of each of the thin film transistors further comprises a plurality of grid lines connected to a source of opposite polarity voltage to said bias electrode.

2. An active matrix imager, comprising:

a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a control terminal and a pair of signal terminals;

b) a dielectric layer overlying each of said thin film transistors;

c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;

d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;

e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;

f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;

g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;

h) a bias electrode overlying said photoconductive layer;

5 i) first voltage means for establishing a high voltage difference between said bias electrode and respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of said collected charges being proportional to intensity of  
10 said radiation exposure; and

j) means overlying said first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns for establishing an electric field for repelling said charges in the vicinity  
15 of said first one of said pair of signal terminals toward said pixel electrodes, wherein said means overlying said first one of said pair of signal terminals of each of the thin film transistors further comprises a dielectric layer for absorbing said charges and thereby building up  
20 a repellent field to said charges over time.

3. The active matrix imager of claim 1 or 2, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode  
25 of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal of an adjacent one of said thin film transistors and a dielectric layer therebetween.

30 4. The active matrix imager of claim 1 or 2, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode, a second electrode connected to a separate ground return, and a dielectric layer therebetween.

35 5. The active matrix imager of claim 1 or 2, further comprising a plurality of radiation dosage detection

regions in said bias electrode for receiving and collecting opposite ones of said charges created by said electron-hole pairs, and amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

6. An active matrix imager, comprising:

- a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a first control terminal and a pair of signal terminals;
- b) a dielectric layer overlying each of said thin film transistors;
- c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;
- d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;
- e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;
- f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;
- g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;
- h) a bias electrode overlying said photoconductive layer;
- i) first voltage means for establishing a high voltage difference between said bias electrode and

respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of  
5 said collected charges being proportional to intensity of said radiation exposure; and

j) a further control terminal opposite said first control terminal of each of said thin film transistors, each said further control terminal forming an extension  
10 of a respective one of said pixel electrodes such that for a predetermined thickness of said dielectric layer each of said thin film transistors remains enabled in the event of a pixel voltage in excess of a predetermined amount irrespective of a disable voltage being applied to  
15 said first control terminal, thereby providing protection of said thin film transistors against excessively high pixel voltages.

7. The active matrix imager of claim 6, wherein each of  
20 said storage capacitors comprises a first electrode which is coterminous with said pixel electrode of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal of an adjacent one of said thin film transistors and a  
25 dielectric layer therebetween.

8. The active matrix imager of claim 6, further comprising a plurality of radiation dosage detection regions in said bias electrode for receiving and  
30 collecting opposite ones of said charges created by said electron-hole pairs, and amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

9. The active matrix imager of claim 6, wherein said  
35 predetermined thickness of said dielectric layer

10. An active matrix imager, comprising:

- a) an array of thin film transistors disposed in a plurality of rows and columns, each of said transistors having a first control terminal and a pair of signal terminals;  
5
- b) a dielectric layer overlying each of said thin film transistors;
- c) scanning control circuit means having a plurality of control lines, respective ones of said control lines being connected to the control terminals of each of the thin film transistors in respective ones of said rows;  
10
- d) read out circuit means having a plurality of data lines, respective ones of said data lines being connected to a first one of said pair of signal terminals of each of the thin film transistors in respective ones of said columns;  
15
- e) a plurality of pixel electrodes respectively connected to a second one of said pair of signal terminals of each of the thin film transistors in said array of thin film transistors;  
20
- f) a plurality of storage capacitors connected to respective ones of said pixel electrodes;
- g) a photoconductive layer overlying said plurality of pixel electrodes and said dielectric layer, wherein electron-hole pairs are created in response to exposing said photoconductive layer to radiation;  
25
- h) a bias electrode overlying said photoconductive layer;
- i) first voltage means for establishing a high voltage difference between said bias electrode and respective ones of said pixel electrodes, whereby charges created by said electron-hole pairs are collected on respective ones of said pixel electrodes and stored on respective ones of said storage capacitors, the amount of said collected charges being proportional to intensity of said radiation exposure;  
30
- j) a plurality of radiation dosage detection regions  
35



in said bias electrode for receiving and collecting opposite ones of said charges created by said electron-hole pairs; and

5 k) amplifier means connected to said radiation dosage detection regions for generating an output signal representing cumulative exposure of the imager to said radiation.

10 11. The active matrix imager of claim 10, further comprising a gap intermediate said radiation dosage detection regions and said bias electrode for providing electrical isolation therebetween.

15 12. The active matrix imager of claim 10, further comprising an insulation layer intermediate said radiation dosage detection regions and said bias electrode for providing electrical isolation therebetween.

20 13. The active matrix imager of claim 10, further comprising a relay connected to an output and one input of said amplifier means, such that when said relay is closed a feedback path is provided between said output and said one input for effecting radiation dosage  
25 detection in an imaging mode of operating said imager, during either fluoroscopy or radiography.

30 14. The active matrix imager of claim 10, further comprising a resistor connected to an output and one input of said amplifier means, such that a feedback path is provided between said output and said one input for effecting radiation dosage detection in a fluoroscopy mode of operating said imager.

35 15. The active matrix imager of claim 10, further comprising a capacitor connected to an output and one input of said amplifier means, such that a feedback path

is provided between said output and said one input for effecting radiation dosage detection in a radiography mode of operating said imager.

- 5      16. The active matrix imager of claim 10, wherein each of said storage capacitors comprises a first electrode which is coterminous with said pixel electrode of an associated one of said thin film transistors, a second electrode which is coterminous with the control terminal  
10 of an adjacent one of said thin film transistors and a dielectric layer therebetween.


STATEMENT UNDER PCT ARTICLE 19

U.S. Patent 5,396,072 (Schibel Ulrich et al) has been cited under category X as being relevant to claims 1 and 5. This reference has also been cited against claims 2-4 and 6-10 under category A. The '072 Patent teaches a semiconductor layer 35 on an insulator 13 (Figures 5 and 6). The layer 35 is a good conductor of positive charges but is a poor conductor of negative charges. When exposed, the doped layer 35 releases positive charges resulting in creation of a positive electric field.

Claims 2 and 3 have been re-written in independent form as independent claims 1 and 2, respectively. According to claim 1, a plurality of gridlines are provided which are connected to a source of opposite polarity voltage to the bias electrode. These gridlines or "rails" 40 (Figure 4A), overlie the source lines so that image charges are repelled to the pixel electrodes. The advantage of the present invention over '072 is that greater control of the electric field is provided due to the external voltage connection. According to amended independent claim 2, a dielectric layer is provided for absorbing charges and building up a repellent field to the charges over time. This exposure and "seasoning" results in trapped charges which accumulate over time to provide an equilibrium. This is an advantage over the '072 reference which, as indicated above, provides for electron conductivity.

AMENDED SHEET (ARTICLE 19)

**FIG.1A:**



2/9




FIG.1B.

3/9




FIG. 2.

4/9




FIG.3.






FIG. 4 A.



6/9

**FIG. 4B.**



**FIG. 4C.**

8/9




FIG. 5.




FIG. 6A.




FIG. 6B.

9/9




FIG.7.

# INTERNATIONAL SEARCH REPORT

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 6 H01L27/146		International Application No <b>PCT/CA 95/00247</b>
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC 6 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US,A,5 396 072 (SCHIEBEL ULRICH ET AL) 7 March 1995	1,5
A	see the whole document ---	2-4,6-10
A	EP,A,0 365 294 (NIPPON KOGAKU KK) 25 April 1990 see abstract ---	6
A	US,A,5 150 393 (AICHINGER ET AL.) 22 September 1992 see abstract ---	6
A	PATENT ABSTRACTS OF JAPAN vol. 8 no. 131 (E-251) ,19 June 1984 & JP,A,59 040581 (SUWA SEIKOSHA KK) see abstract -----	7-10
<div style="display: flex; justify-content: space-between;"> <span><input type="checkbox"/> Further documents are listed in the continuation of box C.</span> <span><input checked="" type="checkbox"/> Patent family members are listed in annex.</span> </div>		
<div style="display: flex;"> <div style="flex: 1;"> <p>* Special categories of cited documents :</p> <p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="flex: 1;"> <p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*&amp;* document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search	Date of mailing of the international search report	
20 March 1996	17. 04. 96	
Name and mailing address of the ISA	Authorized officer	
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax (+31-70) 340-3016	Onshage, A	

## INTERNATIONAL SEARCH REPORT

international application No.

PCT/CA95/00247

**Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

SEE ANNEXED SHEET

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☒ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

7-10

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

SAE108662  
PD PCT CA9500247  
DEP 28.04.95

The application refers to selenium active matrix universal readout array.

1st problem:

Low image charge collection efficiency due to low fill-factor (a portion of the pixel is occupied by a source line and a part of a thin film transistor, TFT) (see page 5 line 28-27 and page 14 line 8-14).

1st solution (1st invention):

Manipulating the electric field distribution in the photoconductor layer so that image charges land on the pixel electrodes, and not on the TFT readout devices (page 5 line 27-30).

2nd problem:

High voltage protection of TFT under abnormal conditions (page 11 line 5-8 and page 5 line 9-10).

2nd solution (2nd invention):

Providing a TFT with a dual gate structure. The additional gate is formed as an extension of the pixel electrode, and overlies a predetermined thickness of dielectric over the TFT channel. When excessive charge is collected by the electrode, the TFT turns ON so that high leakage current drains away the excess charge on the pixel electrode (page 5 line 10-16).

3rd problem:

Performing of photo timing functions simultaneously with image detection (page 15 line 27-28 and page 5 line 32-33).

3rd solution (3rd invention):

Incorporate means for measuring X-ray exposure dosages into the design of the active matrix flat panel detector (page 15 line 25-27).

Objection against unity of invention between the first invention (first special technical feature: manipulating the electric field distribution in the photoconductor) and the second invention (second special technical feature: providing a TFT with a dual gate structure) and the third invention (third special technical feature: incorporating means for measuring X-ray exposure dosage) has been raised (Rule 13, Regulations under PCT) because the special technical features of the first invention, the second invention and the third invention are not the same or corresponding.

There are no other common technical features between the first invention, as described in claim 1, the second invention, as described in claims 7, and the third invention, as described in claims 11 that can be considered as being special ones.

Claims 7-10 and claims 11-17 are therefore a priori non-unified with the claims of the first invention (claim 1-6). Furthermore, the claims 11-17 are a priori non-unified with the second invention (claim 7-10).

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No  
PCT/CA 95/00247

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-5396072	07-03-95	DE-A- 4227096 EP-A- 0588397 JP-A- 6209097	24-02-94 23-03-94 26-07-94
EP-A-0365294	25-04-90	JP-A- 2108924 US-A- 4977312	20-04-90 11-12-90
US-A-5150393	22-09-92	DE-D- 59100749 EP-A- 0479024	03-02-94 08-04-92